Abstract: A pulse width modulation (PWM) scheme for multilevel inverters is proposed. The proposed PWM scheme generates the inverter leg switching times, from the sampled reference phase voltage amplitudes and centres the switching times for the middle vectors, in a sampling interval, as in the case of conventional space vector PWM (SVPWM). The SVPWM scheme, presented for multilevel inverters, can also work in the overmodulation range, using only the sampled amplitudes of reference phase voltages. The present PWM technique does not involve any sector identification and considerably reduces the computation time when compared to the conventional space vector PWM technique. The present PWM signal generation scheme can be used for any multilevel inverter configuration. A five-level inverter configuration, using an openended winding induction motor drive, is used to verify the SVPWM generation scheme experimentally.
Introduction
The two most widely used PWM schemes for multilevel inverters are the carrier-based sine-triangle PWM (SPWM) technique and the space vector PWM (SVPWM) technique. These modulation techniques have been extensively studied and compared for the performance parameters with twolevel inverters [1, 2] . The SPWM schemes are more flexible and simpler to implement, but the maximum peak of the fundamental component in the output voltage is limited to 50% of the DC link voltage [2] , and the extension of the SPWM schemes into the over-modulation range is difficult. In SVPWM schemes, a reference space vector is sampled at regular intervals to determine the inverter switching vectors and their time durations, in a sampling interval. The SVPWM scheme gives a more fundamental voltage and better harmonic performance compared to the SPWM schemes [3] [4] [5] . The maximum peak of the fundamental component in the output voltage obtained with space vector modulation is 15% greater than with the sine-triangle modulation scheme [2, 3] . But the conventional SVPWM scheme requires sector identification and look-up tables to determine the timings for various switching vectors of the inverter, in all the sectors [3, 4] . This makes the implementation of the SVPWM scheme quite complicated. A SVPWM scheme, extending the modulation range into the overmodulation range, has been presented [6, 7] , in which extensive offline computations and look-up tables are required, to determine the modified reference vector, in the overmodulation range, extending up to six-step operation. It has been shown that, for two-level inverters, a SVPWMlike performance can be obtained with a SPWM scheme by adding a common mode voltage of suitable magnitude, to the sinusoidal reference phase voltage [4, 5] . A simplified method, to determine the correct offset times for centreing the time durations of the middle inverter vectors, in a sampling interval, is presented [8] , for the two-level inverter. The inverter leg switching times are calculated directly from the sampled amplitudes of the reference three-phase voltages with considerable reduction in the computation time [8] .
The SPWM technique, when applied to multilevel inverters, uses a number of level-shifted carrier waves to compare with the reference phase voltage signals [9] . The SVPWM for multilevel inverters [10, 11] involves mapping of the outer sectors to an inner subhexagon sector, to determine the switching time duration, for various inverter vectors. Then the switching inverter vectors corresponding to the actual sector are switched, for the time durations calculated from the mapped inner sectors. It is obvious that such a scheme, in multilevel inverters, will be very complex, as a large number of sectors and inverter vectors are involved. This will also considerably increase the computation time.
A modulation scheme is presented in [12] , where a fixed common mode voltage, is added to the reference phase voltage throughout the modulation range. It has been shown [13] that this common mode addition will not result in a SVPWM-like performance, as it will not centre the middle inverter vectors in a sampling interval. The common mode voltage to be added in the reference phase voltages, to achieve SVPWM-like performance, is a function of the modulation index for multilevel inverters [13] . A SVPWM scheme based on the above principle has been presented [14] , where the switching time for the inverter legs is directly determined from sampled phase voltage amplitudes. This technique reduces the computation time considerably more than the conventional SVPWM techniques do, but it involves region identifications based on modulation indices. While this SVPWM scheme works well for a three-level PWM generation, it cannot be extended to multilevel inverters of levels higher than three, as the region identification becomes more complicated. A carrier-based PWM scheme has been presented [15] , where sinusoidal references are added with a proper offset voltage before being compared with carriers, to achieve the performance of a SVPWM. The offset voltage computation is based on a modulus function depending on the DC link voltage, number of levels and the phase voltage amplitudes. The implementation details and the operation of the proposed method in the overmodulation region remain unaddressed.
The objective of this paper is to present an implementation scheme for PWM signal generation for multilevel inverters, similar to the SVPWM scheme, for the entire range of modulation indices including overmodulation. The PWM switching times for the inverter legs are directly derived from the sampled amplitudes of the reference phase voltages. The SVPWM switching pattern generation is not realised with offset voltage computation from a modulus function [15] . A simple way of adding a time offset to the inverter-gating signal, to generate the SVPWM pattern, from only the sampled amplitudes of reference phase voltages, is explained. The proposed SVPWM signal generation does not involve checks for region identification, as in the SVPWM scheme presented in [14] . Also, the algorithm does not require either sector identification or look-up tables for switching vector determination as are required in the conventional multilevel SVPWM schemes [10, 11] . Thus the scheme is computationally efficient when compared to conventional multilevel SVPWM schemes, making it superior for real-time implementation. The proposed SVPWM algorithm can easily be extended to any multilevel inverter configurations. For experimental verification of the proposed SVPWM scheme, we are using a five-level inverter configuration with an open-ended winding induction motor [12] .
Proposed SVPWM in linear modulation range
In the SPWM scheme for two-level inverters, each reference phase voltage is compared with the triangular carrier and the individual pole voltages are generated, independent of each other [1] . To obtain the maximum possible peak amplitude of the fundamental phase voltage, in linear modulation, a common mode voltage, V offset1 , is added to the reference phase voltages [5, 12] , where the magnitude of V offset1 is given by
In (1), V max is the maximum magnitude of the three sampled reference phase voltages, while V min is the minimum magnitude of the three sampled reference phase voltages, in a sampling interval. The addition of the common mode voltage, V offset1 , results in the active inverter switching vectors being centred in a sampling interval, making the SPWM technique equivalent to the SVPWM technique [3] . Equation (1) is based on the fact that, in a sampling interval, the reference phase which has lowest magnitude (termed the min-phase) crosses the triangular carrier first, and causes the first transition in the inverter switching state. While the reference phase, which has the maximum magnitude (termed the max-phase), crosses the carrier last and causes the last switching transition in the inverter switching states in a two-level SVPWM scheme [5, 13] . Thus the switching periods of the active vectors can be determined from the (max-phase and min-phase) sampled reference phase voltage amplitudes in a two-level inverter scheme [8] . The SPWM technique, for multilevel inverters, involves comparing the reference phase voltage signals with a number of symmetrical level-shifted carrier waves for PWM generation [9] . It has been shown that for an n-level inverter, nÀ1 level-shifted carrier waves are required for comparison with the sinusoidal references [9] . Because of the level-shifted multicarriers (Fig. 1) , the first crossing (termed the first-cross) of the reference phase voltage cannot always be the min-phase. Similarly, the last crossing (termed the third-cross) of the reference phase voltage cannot always be the max-phase. Thus the offset voltage computation, based on (1) is not sufficient to centre the middle inverter switching vectors, in a multilevel PWM scheme during a sampling period T s (Fig. 2) . In this paper, a simple technique to determine the offset voltage (to be added to the reference phase voltage for PWM generation for the entire modulation range) is presented, based only on the sampled amplitudes of the reference phase voltages. The idea behind the proposed scheme is to determine the sampled reference phase, from the three sampled reference phases, which crosses the triangular first (first-cross) and the reference phase which crosses the triangular carrier last (third-cross). Once the first-cross phase and third-cross phase are identified, the principles of offset calculation of (1), for the two-level inverter, can easily be adapted for the multilevel SVPWM generation scheme. The proposed
Fig. 1
Modified reference voltages and triangular carriers for a five-level PWM scheme SVPWM technique presents a simple way to determine the time instants at which the three reference phases cross the triangular carriers. These time instants are sorted to find the offset voltage to be added to the reference phase voltages for SVPWM generation for multilevel inverters for the entire linear modulation range, so that the middle inverter switching vectors are centred (during a sampling interval), as in the case of the conventional two-level SPWM scheme. Figure 1 shows the reference voltage and four triangular carriers used for PWM generation for a five-level inverter. The modified reference phase voltages are given by
Determination of the offset voltage to generate the inverter leg switching times for a five-level inverter
where V AN , V BN and V CN are the sampled amplitudes of three reference phase voltages during the current sampling interval and V offset1 is calculated from (1). The reference phase voltages are equally spaced between the four carriers as shown in Fig. 1 , for a five-level inverter. For modulation indices less than 0.433 (half of the maximum modulation index in the linear range of modulation for a five-level inverter), the reference phase voltage spans inner two carriers. For modulation indices higher than 0.433, the reference phase voltages expand into the outer carrier regions (the modulation index, M, is defined as the ratio of magnitude of the equivalent reference voltage space vector, generated by the three reference phase voltages, to the DC link voltage). The addition of V offset1 , obtained from (1), to the reference phase voltage ensures that the modified reference voltages always remain within the carrier regions throught the linear modulation range (maximum modulation index in the linear modulation range is 0.866) [3] .
The reference phase voltages cross the triangular carriers at different instants in a sampling period T s (Fig. 1 ). Each time a reference phase voltage crosses the triangular carrier it causes a change in the inverter state. The phase voltage variations and their time durations are shown in Fig. 2 . The sampling time interval T s , can be divided into four time intervals T 01 , T 1 , T 2 and T 03 . T 01 and T 03 are defined as the time durations for the start and end inverter switching vectors respectively, in a sampling time interval T s . T 1 and T 2 are defined as the time durations for the middle inverter switching vectors, in a sampling time interval T s . It should be noted from Fig. 2 that the middle switching vectors are not centred in a sampling interval T s . So an additional offset (offset2) needs to be added to the reference phase voltages of Fig. 1 , so that the middle inverter switching vectors can be centred in a sampling interval, similar to a two-level SVPWM [3] .
The time duration, at which the A-phase crosses the triangular carrier, is defined as T a cross (Fig. 3) . Similarly, the time durations, when the B-phase and C-phase cross the triangular carrier, are defined as T b cross and T c cross , respectively. Figure 3 shows a sampling interval when the A-phase is in the carrier region C1 while the B-phase and Cphase are in carrier region C2. As shown in Fig. 3 , the time duration, T a cross , (measured from the start of the sampling interval) at which the A-phase crosses the triangular carrier is directly proportional to the phase voltage amplitudes, V Ã AN . The time duration, T b cross , at which the B-phase crosses the triangular carrier, is proportional to ðV Ã BN þ V dc =4Þ and the time duration, T c cross , at which the C-phase crosses the triangular carrier, is proportional to
where T 
ð4Þ Figure 4 shows the situation, where the reference phase voltages span the entire carrier region, for a five-level inverter scheme. The time durations, at which the reference phase voltages cross the carrier can be similarly determined. As shown in Fig. 4 , T a cross is proportional to ðV
Thus the time durations, at which the phase voltages cross the triangular carrier regions, for a five-level inverter, can be summarised as shown in Table 1 . In the present work, the T a cross , T b cross and T c cross time durations obtained above are used to centre the middle switching vectors, as in the case of two-level inverters, in a sampling interval T s [8] . The time duration, at which the reference phases cross the triangular carriers for the first time, is defined as T first cross . Similarly, the time durations, at which the reference phases cross the triangular carriers for the second and third time, are defined as, T sec ond cross and T third cross , respectively, in a 
The time duration of the start and end vector is
Thus the time duration of the start vector is given by
The addition of the time, T offset2 to T a cross , T b cross and T c cross gives the inverter leg switching times T ga , T gb and T gc for phases A, B and C, respectively. 
Generalisation of the proposed SVPWM scheme for an n level PWM
The SVPWM, proposed for a five-level inverter, in the last Section, can be easily extended to any n-level PWM generation. In the SPWM scheme for an n level inverter, the reference signals are compared with nÀ1 level shifted carriers [9] . The triangular carriers and the reference signals, for an n-level PWM scheme are shown in Fig. 8a , for n is odd, and in Fig. 8b , for n is even. The (nÀ1) triangular carriers are compared with reference phase voltages as shown in Figs. 8a and 8b . A carrier index, I, is defined to designate the carrier regions in which the reference phase voltages lie during the sampling interval under consideration. The indexing of I is as shown in Fig. 8a when n is odd. The carrier index I for the top carrier is 1, and it increases in steps of 1 towards the bottom carriers. The carrier index I for the lowest carrier is equal to (n-1).
During a sampling interval, the carrier indices, Ia, Ib and Ic (which can be from 1 to nÀ1), for A, B and C phases, respectively, are determined depending on the carrier region in which the respective phase voltage lies. The determination of the time durations, T a cross , T b cross and T c cross (as shown in Table 1 ), when n is odd, can be generalised as
When n is even, the triangular carriers and the reference phase voltages, are as shown in Fig. 8b . In this case, the reference phase voltages are centred on the middle triangular carrier. The determination of T a cross , T b cross and T c cross can be generalised as,
Then the inverter leg switching times for (n-level inverter) each phase can be determined in the similar way, as given by (6)- (8) for the five-level inverter, in Section 2.1.
Proposed SVPWM signal generation in overmodulation
The extension of the SVPWM schemes, into the overmodulation range, for a two-level inverter requires extensive offline computations to achieve the output voltage as a linear function of the modulation index [7, 8] . The emphasis of SVPWM schemes, presented in [7, 8] , is to obtain the transition, from the linear modulation range to the six-step mode, in a linear way. The computation time increases, because of the co-ordinate transformations and look-up a n-level PWM scheme where n is odd b n-level PWM scheme where n is even tables involved in practical implementations, making realtime implementation of these schemes quite complicated [7, 8] . An overmodulation scheme for two-level inverters, proposed in [16] , for current controlled voltage source inverters, is simpler in implementation compared to overmodulation schemes [7, 8] . In this paper, an overmodulation scheme is proposed for multilevel inverters, based on the principles outlined in [16] , which retains the simplicity of implementation as in the case of linear modulation, presented in the previous Sections. The proposed overmodulation scheme is very simple to implement and can be used for current controlled multilevel inverter-fed drive schemes.
Principle of SVPWM signal generation in the overmodulation region
In overmodulation, the middle inverter vectors are switched for the entire T s interval. In the overmodulation scheme proposed in [16] , the inverter voltage vector, which is switched for a longer time duration (T 1 or T 2 , whichever is greater) is switched for the same time duration while the other vector is switched for the rest of the time interval T s . If T 1 or T 2 is greater than T s , only that particular vector is switched for the entire T s duration [16] . Figure 9a shows the four sampling instants A-D on the trajectory of the reference space vector, which is moving outside the hexagon boundary, for a five-level inverter. Based on the magnitudes of T 1 , T 2 and T s the modified reference vector for the respective sampling instants is mapped on the hexagon boundary as shown by A', B', C' and D' in Fig. 9a . The sampling instants, A-D, correspond to the four regions X1, X2, X3 and X4 (depending on the magnitude T 1 , T 2 and T s ), in Fig. 9b . The different conditions, to identify the various regions and switching time durations, for the actual inverter vectors, Vx and Vy (Fig. 9b) for the different regions, are summarised in Table 2 .
Determination of inverter leg switching times in overmodulation from the sampled amplitudes of reference phase voltages
The proposed overmodulation scheme, based on the sampled amplitudes of the reference phase voltages, is similar to the linear SVPWM scheme presented in previous Sections. When the inverter operates in overmodulation T middle is greater than T s . This condition is used to detect the overmodulation condition. Figure 10 shows the profiles of T first cross , T second cross and T third cross , for the overmodulation condition, for a five-level inverter. The region A-A', of Fig. 10 , is expanded and shown in Fig. 11 . The time duration for the inverter switching vector, Vx is (T second cross À T first cross ) and for the inverter switching vector, Vy is (T third cross À T second cross ) as shown in Fig. 11 . T g first cross , T g second cross and T g third cross are the inverter leg switching times (obtained by adding the offset voltage to T first cross , T second cross and T third cross ) for the phases, which cross the carriers for the first, second and third time, respectively. As only the middle vectors are switched during the sampling interval T s , it is clear that T g first cross ¼ 0 and T g third cross ¼ T s , in the over-modulation range. A simple algorithm is described below to determine T g second cross from T second cross by adding an offset T offset2 such that the inverter voltage vector to be applied for longer duration (in any of the four regions, X1, X2, X3 and X4), is switched for the same time duration while the other vector is switched for rest of the duration in the sampling time interval T s .
In region X2 (Figs. 9b and 11 ) T third cross À T second cross is greater than T second cross À T first cross and less than T S , the inverter switching vector, Vy is retained for same duration T third cross ÀT second cross , and the inverter switching vector Vx is applied for rest of the sampling interval T s . From Fig. 12 
T offset2 ¼ T s À T third cross ð11Þ
Therefore in region X2, T g second cross ¼ T second cross +T offset2 . 
If T third cross À T second cross is greater than T s (corresponding to region X1 in Figs. 9b and 11) , the inverter-switching vector, Vx, is switched for the entire sampling interval T s . Therefore in region, X1, T g_second_cross ¼ 0.
In region X3, T second cross À T first cross is greater than T third cross ÀT second cross but less than T s , and the inverter switching vector Vy is retained for duration T second cross À T first cross , and inverter switching vector Vx is applied for the rest of the duration. From Fig. 13 ,
If T second cross À T first cross is greater than T s itself (corresponding to region X4 in Fig. 9b) , the inverter-switching vector Vy is switched for the entire T s duration. Therefore T g second cross ¼ T s .
The implementation is greatly simplified and subsequent switching times outside other sectors, for inverter legs, can be directly obtained as described above. T gfirst cross , T g second cross and T g third cross time durations can be associated appropriately with the A,B,C legs of the inverter (T ga , T gb and T gc ) if monitoring establishes which phase has crossed the carriers for the first, second and for third time during the particular sampling period. The traces of T Ã as þ T offset2 for various modulation indices in the overmodulation region are shown in Fig. 14 . The proposed algorithm is presented in the Appendix (Section 7.1).
Experimental verification of the proposed SVPWM technique
The proposed SVPWM scheme is implemented using a TMS320F240 DSP controller for a 1.5 kW three-phase induction motor drive with V/f control for different modulation indices covering the entire speed range. A (Fig. 15) . The induction motor parameters are given in the Appendix (Section 7.2).
Five-level inverter configuration
The five-level inverter configuration is achieved by cascading two three-level inverters from both ends for an openended winding induction motor as shown in Fig. 15 . Such a configuration will result in output phase voltages across the induction motor phase windings, equivalent to a five-level conventional neutral point clamped inverter [12] . The openended winding configuration of the three-phase induction motor makes it possible to feed the voltages from both ends of the motor winding. The three-level inverters, inverter-A and inverter-B, are realised by cascading two two-level inverters [17] . The phase voltage across the phase winding of induction motor V A2A4 can be either +V dc /2, +V dc /4, 0, ÀV dc /4, ÀV dc /2 depending upon the switching states of the three-level inverters (inverter-A and inverter-B) [12] . The combinations of inverter-A and inverter-B pole voltages and the resulting phase voltage across the winding of the induction motor are shown in Table 3 . Similarly, the levels for other phase windings, B2B4 and C2C4, can also be determined [12] . A five-level space vector diagram, as shown in Fig. 16 , represents the resultant space vector combinations and their locations. The resultant hexagon can be seen as formed of four layers: layer 1, innermost layer; layer 2, next outer layer; layer 3, layer outside layer 2; and layer 4, outermost layer. The corresponding levels of voltage across the phase winding are as shown in Table 3 .
Deriving the gate signals for inverter phases
The inverter leg switching times, (T ga , T gb and T gc ) are used to generate the PWM signals for A,B,C phases, respectively. The PWM signals for three phases are generated using fully compared units of DSP. During the sampling time interval, T s , the five-level inverter legs switch between two adjacent voltage levels. The phase voltage levels in which the inverter leg switches depend on the carrier in which the modified reference phase voltages, V AN ; V BN and V CN lie. The level information is obtained from the carrier index, I. The carrier index, Ia, Ib and Ic for three phases is taken from the DSP I/O ports. For example, depending on the values of carrier index, I for phase-A the output pins A3 and A2 are made high or low as per Table 4 .
The decoding of these signal along with PWM_A, signals is done using PALCE22V10. The gate signals for different switches are generated using PALCE22V10 as shown in Table 5 for phase-A. The gate signals for different switches of B and C phases are similarly generated using PWM and carrier index, I for the respective phases.
Experimental results
The modulation index is varied from the low modulation index to the overmodulation region covering all layers of the five-level inverter configuration. The DC link voltage of 100 V is used for each inverter. The experimental results are presented in Figs. [17] [18] [19] [20] [21] [22] . Figure 17 shows pole voltages, V A20 and V A40' when the modulation index is 0.15. This corresponds to layer 1 operation (three-level mode) of the five-level inverter. Figure 17b shows the corresponding phase-A voltage and phase current when the motor is at no load. Figure 17c shows the (T * as +T offset2 ) and (T offset1 + T offset2 ) offset waveform (DAC output). The total offset (T offset1 +T offset2 ) and (T * as +T offset2 ) waveforms are in agreement with the simulated waveforms shown in Fig. 14 .
The pole voltage waveforms for inverter-A (V A20 ) and inverter-B (V A40 ) for modulation index 0.3 (i.e. when the reference space vector is in layer-2) are shown in Fig. 18a . 
The phase-A current and the resultant phase voltage across phase-A winding of the induction motor are shown in Fig. 18b . The (T * as +T offset2 ) waveform and offset time, (T offset1 +T offset2 ) waveforms are shown in Fig. 18c (DAC output). These wave shapes are similar to simulated waveforms shown in Fig. 14 .
The pole voltages V A20 and V A40' when the modulation index is 0.6 (layer-3 operation) is shown in Fig. 19a . The corresponding phase voltage V A2A4 and phase-A current when the motor is at no load are shown in Fig. 19b . Figure  19c shows the (T * as +T offset2 ) and (T offset1 +T offset2 ) offset waveforms (DAC output). The total offset (T offset1 +T offset2 ) and (T * as +T offset2 ) waveforms are agreement with corresponding simulated waveforms shown in Fig. 14. Similarly, the pole voltage waveforms, when the reference space vector is in the outer layer (modulation index ¼ 0.85), are shown in Fig. 20a . The resultant phase voltage and phase current are shown in Fig. 20b . Figure 20c shows the (T * as +T offset2 ) and (T offset1 +T offset2 ) offset waveforms (DAC output). The total offset (T offset1 +T offset2 ) and (T * as +T offset2 ) waveforms match with the simulated waveforms shown in Fig. 14 for a modulation index of 0.83. Figure 21a shows pole voltages V A20 and V A40' when the modulation index is 1.15. This corresponds to an overmodulation operation of the five-level inverter. Figure 21b shows the corresponding phase voltage V A2A4 and phase-A current when the motor is at no load. The motor is tested for speed reversal operation to test the performance of the PWM scheme in dynamic conditions. Figure 22 shows the phase-A current waveform when the motor is running in the forward direction and a speed reversal command is given.
Conclusions
A voltage modulation scheme of the SVPWM has been presented for multilevel inverters. The centring of the middle inverter switching vectors of the SVPWM is achieved by the addition of an offset time signal to the inverter gating signals, derived from the sampled amplitudes 
